IEEE TRANSACTIONS ON COMPUTERS, JANUARY 1971 1) LOGIC AND SWITCHING THEORY;
SEQUENTIAL MACHINES 8210 Legality and Other Properties of Graph Models of Computations, J. L. Baer, D. P. Bovet, and G. Estrin (UCLA); J. ACM, vol. 17, pp. 543-554, July 1970. Directed graphs having logical control associated with each vertex have been introduced as models of computational tasks for automatic assignment and sequencing on parallel processor systems. A brief review of their properties is given. A procedure to test the "legality" of graphs in this class is described, and leads to algorithms for counting the number of all possible executions (AND-type subgraphs), and for evaluating the probability of ever reaching a given vertex in the graph. Numerical results are given for some example graphs. 645-648, July 1970. This paper shows how a "unity-ratio" totally symmetric function can be identified without any further decomposition. The identification is carried out by writing the given function in its ordered partitioned tabular form. The method is general, straightforward, and programmable on a digital computer. The original multivalued algebra defined by Post in 1921 included the cyclization operation in its generating set. Up to now the algebra has not been used for the synthesis of ternary digital systems because of two shortcomings: no simple canonical forms are possible, and the cyclization is difficult to implement. This correspondence presents an algebra that includes the cyclopower operation (defined as a generalization of the cyclization) in its generating set together with three truncating operations. The set not only leads to simple, minimizable normal forms, but allows a special type of function decomposition. The minimization method and an algorithm to find the composite functions are given and electronic circuits implementing the combinational and sequential logic are illustrated. Finally, as an example of the synthesis procedure, a fast carry-propagation adder of the Kilburn type is synthesized.
8213
A Transform Approach to Logic Design, R. J. Lechner (Honeywell EDP, Waltham) ; IEEE Trans. Computers, vol. C-19, pp. 627-640, July 1970. This paper describes a new approach to the design of combinational logic using large-scale integrated (LSI) circuit technology. A simple "prototype" logic function of n binary variables is imbedded within an array of at most (n + 1) rows and columns. The cells of this array contain two-input EXCLUSIVE-OR gates, and its rows are fed by the input variables and logical "1." Its column outputs are first-degree polynomial functions of the input variables. These functions supply inputs to, and modify the output of, the prototype in order to realize the desired function. These transformations form a group; specifically, the largest subgroup of the (n +1)-dimensional affine group such that input variable encodings are not affected by feedback from the function's output. This approach to logic design complements rather than replaces conventional multilevel logic design. Its relative complexity is strongly dependent on the specific function (or set of functions) to be realized. In some cases, complexity is reduced; in others it is increased. Basically, EXCLUSIVE-OR gates have been introduced into the logic designer's "bag of tricks" in a particular effective way: as an array rather than as separate components. This provides practical advantages, such as economical LSI array structures and effective new computational tools for the logic designer. The number of prototypes required to generate all functions of n arguments is equal to the number of "prototype" equivalence classes (or Pclasses) into which the group of feedback-free affine transformations partitions the space of all n-input, single-output switching functions. For n= 3, 4, or 5, the required number of prototypes is 3, 8, or 48, respectively. As n becomes larger, the required number of prototypes increases as 22n-(n+ 1)2 and the number of different functions that can be generated from a single randomly selected prototype approaches 2 1)2.
All transformation groups which have previously appeared in the literature on combinational switching theory are subgroups of the group considered herein, and further subdivide the prototype classes. Computer programs have been written which identify the prototype associated with any given four-input function and almost all five-input functions. These programs have been used to find explicit prototype functions or canonical representatives for 46 out of the 48 equivalence classes for n= 5. The relative size of each prototype class has also been estimated.
8214
Context-Sensitive Parsing, W. A. Woods (Harvard U., Cambridge); Comm. ACM, vol. 13, pp. 437-445, July 1970. This paper presents a canonical form for context-sensitive derivations and a parsing algorithm which finds each context-sensitive analysis once and only once. The amount of memory required by the algorithm is essentially no more than that required to store a single complete derivation. In addition, a modified version of the basic algorithm is presented which blocks infinite analyses for grammars which contain loops. The algorithm is also compared with several previous parsers for context-sensitive grammars and general rewriting systems, and the difference between the two types of analyses is discussed. The algorithm appears to be complementary to an algorithm by Kuno in several respects, including the space-time tradeoff and the degree of context dependence involved.
8215
Separable Graphs, Planar Graphs and Web Grammars, U. G. Montanari (U. Maryland, College Park); Inform. Control, vol. 16, pp. 243-267, May 1970. This paper is concerned with the class of "web grammars," introduced by Pfaltz and Rosenfeld, whose languages are sets of labelled graphs. A slightly modified definition of web grammar is given, in which the rewriting rules can have an applicability condition, and it is proved that, in general, this extension does not increase the generative power of the grammar.
This extension is useful, however, for otherwise it is not possible to incorporate negative contextual conditions into the rules, since the context of a given vertex can be unbounded. A number of web grammars are presented which define interesting classes of graphs, including unseparable graphs, unseparable planar graphs, and planar graphs. All the grammars in this paper use "normal embeddings" in which the connections between the web that is written and the host web are conserved, so that any rewriting rule affects the web only locally.
8216
AFL with the Semilinear Property, S. Ginsburg and E. H. Spanier (System Dev. Corp., Santa Monica); Repts. Scientific-4, SDC-TM-738/057/00, AFCRL-70-0199, 58 pp., February 1970; CFSTI, AD 704 813, $3.00. A slip language is a language whose Parikh mapping is a semilinear set. A slip family is a family containing only slip languages. The purpose of the paper is to study slip AFL. A sufficiency condition is given on a slip family which ensures that the family generates a slip AFL. Using this condition, it is proved that 1) there exists a largest slip AFL 285-302, May 1970. In this paper the necessary and sufficient conditions of representability of nonregular languages in finite probabilistic automata are formulated.
8218 Two-State Two-Symbol Probablistic Automata, T. Yasui and S. Yajima (Kyoto U., Kyoto, Japan); Inform. Control, vol. 16, pp. 203-224, May 1970. In this paper the algebraic treatment of probabilistic automata with two states is discussed. The authors derive the result that the matrix product corresponding to a given input tape can be decomposed into the sum of a finite number of fundamental matrices which are determined by the matrices corresponding to the input symbols. The The synthesis of sequential discrete systems involves two major steps: 1) the abstract synthesis that yields a state-transition diagram, and 2) the structure synthesis that yields a realization. The structure synthesis, where the minimum state-transition diagram is assumed to be given, is discussed. Classically, two different models are in use to perform the structure synthesis: the finite-state model with memory span k= 1, and the finite-memory model. These classical models (the finite-state model extended for k . 1), are considered and other models are introduced that may be used for the structure synthesis. The latter, combined models with memory span k (k . 1), sometimes yield a better realization (according to specific engineering requirements) than the classical models. Structure synthesis based on the combined models and a rough evaluation of all the considered models from the standpoint of their realization is included in this paper together with an outline of a FORTRAN IV program being developed to automate the complete structure synthesis. ACM, vol. 13, pp. 422-426, July 1970. In this paper trade-offs among certain computational factors in hash coding are analyzed. The paradigm problem considered is that of testing a series of messages one-by-one for membership in a given set of messages. Two new hash-coding methods are examined and compared with a particular conventional hash-coding method. The computational factors considered are the size of the hash area (space), the time required to identify a message as a nonmember of the given set (reject time), and an allowable error frequency. The new methods are intended to reduce the amount of space required to contain the hash-coded information from that associated with conventional methods. The reduction in space is accomplished by exploiting the possibility that a small fraction of errors of commission may be tolerable in some applications, in particular, applications in which a large amount of data is involved and a core resident hash areas is consequently not feasible using conventional methods. In such applications, it is envisaged that overall performance could be improved by using a smaller core resident hash area in conjunction with the new methods and, when necessary, by using some secondary and perhaps time-consuming test to "catch" the small fraction of errors associated with the new methods. An example is discused which illustrates possible areas of application for the new methods. Analysis of the paradigm problem demonstrates that allowing a small number of test messages to be falsely identified as members of the given set will permit a much smaller hash area to be used without increasing reject time. The information-gathering aspect of sorting is considered from a theoretical viewpoint. A large class R of sorting algorithms is defined, based on the idea of information use. Properties of this algorithm class are developed, and it is noted that several well-known sorting algorithms are closely related to algorithms in R. The binary tree sort is shown to be in R and to have unique properties in this class. A vector is defined which characterizes the informationgathering efficiency of the algorithms of R. Finally, a more general class of algorithms is defined, and some of the definitions extended to this class. Two intriguing conjectures are given which appear to require graph theory or combinatorial topology for their solution. The methods currently in use and previously proposed for the choice of a root in minimal storage tree sorting are in reality methods for making inefficient statistical estimates of the median of the sequence to be sorted. By making efficient use of the information in a random sample chosen during input of the sequence to be sorted, significant improvements over ordinary minimal storage tree sorting can be made. A procedure is proposed which is a generalization of minimal storage tree sorting and which has the following three properties: 1) There is a significant improvement (over ordinary minimal storage tree sorting) in the expected number of comparisons required to sort the input sequence.
2) The procedure is statistically insensitive to bias in the input sequence.
3) The expected number of comparisons required by the procedure approaches (slowly) the information-theoretic lower bound on the number of comparisons required. The procedure is, therefore, "asymptotically optimal." 8246 Tree Structures for Optimal Searching, L. E. Stanfel (Colorado State U., Fort Collins); J. ACM, vol. 17, pp. 508-517, July 1970. It is shown that, owing to certain restrictions placed upon the set of admissible structures, some previous solutions have not characterized trees in which expected search time is minimized. The more general problem is shown to be a special case of a coding problem, which was previously formulated and solved as a linear integer programming problem, and in the special case of equally probable key requests is found to be solvable almost by inspection. Some remarks are given regarding the possibility of realizing a shorter computational procedure than would be expected from an integer programming algorithm, along with a comparison of results from the present method with those of the previous. 
453-481, July 1970.
A syntax-directed picture analysis system based on a formal picture description scheme is described. The system accepts a description of a set of pictures in terms of a grammar generating strings in a picture description language; the grammar is explicitly used to direct the analysis or parse, and to control the calls on pattern classification routines for primitive picture com-ponents. Pictures are represented by directed graphs with labeled edges, where the edges denote elementary picture components and the graph connectivity mirrors the picture component connectivity; blank and DON'T CARE "patterns" allow the description of simple relations between visible patterns. The bulk of the paper is concerned with the picture parsing algorithm which is an n-dimensional analog of a classical top-down string parser, and an application of an implemented system to the analysis of spark chamber film. The potential benefits of this approach, as demonstrated by the application, include ease of implementation and modification of picture processing systems, and simplification of the pattern recognition problem by automatically taking advantage of contextual information. Develop., vol. 14, pp. 354-367, July 1970. This paper describes many of the pseudoternary (PT) codes (twinned, bipolar, partial response, etc.) used in data transmission. In these, binary information is transmitted through three-level rather than binary pulse codes for controlling the power distribution in the frequency spectrum, improving clock recovery, allowing error detection, or for just increasing the binary data rate. Linear and nonlinear PT codes are considered, the latter being divided into alphabetic and nonalphabetic codes. Among the nonalphabetic codes, emphasis is given to the modified bipolar codes used in pulse code modulation systems. Two recently developed codes of this type are described: high density bipolar (HDB) and compatible high density bipolar (CHDB) A comparison is made ofthe performance of pure retransmission, forward error correction, and hybrid (error detecting/correcting) schemes for data transmission in a noisy (probability of error, P > l0-4) binary symmetric channel. The performance calculations are based on the use of BCH codes for error detection and correction up to the full correction capability of the code. A probability of undetected error of less than 10-9 error/bit, can be achieved by correcting only a few errors while retaining a reasonable throughput and a very low retransmission rate. The best codes in the class considered are specified and the complexity of instrumentation is estimated. Finally, Then N2r N is dense in (N, p) . This theorem has an important consequence that every channel from N can be approximated by a channel realized by a composition of a given binary stationary independent source and suitable generalized sequential deterministic machines.
10) SCIENCE, ENGINEERING, AND MEDICINE 8280
The Long Lines Computer Project, B. Cross (Telecommun. Headquarters); Post Office Elec. Eng. J., vol. 63, pp. 24-28, April 1970 .
The history of the long lines computer project is mentioned briefly and is followed by more detail of the feasibility and implementation stages. The system aims for the project are outlined and then reintroduced as a carefully staged implementation program. The description of Stage I, due to be introduced to users in 1970, gives the facilities to be offered, discusses the record updating problems during the changeover to computer working, and outlines the arrangements made to cover the possible failure of the computer. The On-line process control requires that a digital computer's resources be shared among several functional tasks. A method is outlined which accomplishes this sharing through the use of a hardware executive controller and hardware memory boundaries. This approach guarantees that all scheduled tasks will be completed and that all programs and data will be protected. The digital computer with its enormous capacity for numerical problems and great speed of operation, is ideally suited to the handling of the many routine calculations which arise in the design of multivariable systems. In this role, it can relieve the designer of this necessary but tedious part of the design process. However, as it is not possible to program the "insight" and "intuition" of the designer, the digital computer can best be considered as a valuable design aid. The basic philosophy for a conversational online design facility using video-graphic aids is presented. The software structure is outlined and the hardware requirement is discussed. 
